High-precision interconnect analysis
نویسندگان
چکیده
Integrated circuits have evolved to a stage where interconnections significantly limit their performance and functional complexity. We introduce a set of tools to perform highly accurate three-dimensional capacitance and resistance/thermal calculations of interconnect structures. We automatically generate these structures from layout information and a given process description. The main enhancement of our work is that we extract the interconnect characteristics after a complete and accurate topography simulation with previous optional lithography analysis, instead of elementary geometric blocks derived from simple analytical models. The capacitance and resistance/thermal extractor simulators are based on optimized finite-element methods, and the topography simulators use a cellular data-based approach.
منابع مشابه
Performance Analysis for High-precision Interconnect Simulation
This work analyzes the performance of high-precision interconnect simulation tools on refined meshes with guaranted accuracy. On the one hand, the integrated circuits are subject to an ongoing miniaturization which results in ever increasing computing power. On the other hand, the simulation of these integrated circuits demands more sophisticated simulation methodologies such as better resoluti...
متن کاملCo3O4 spinel protection coating for solid oxide fuel cell interconnect application
In the present study, electrophoretic deposition (EPD) method in different electric fields (30 – 300 V / cm) was used to apply Co3O4 spinel coating to SUS 430 as SOFC interconnect. The coated and uncoated specimens were pre-sintered in air at 800 and 900 °C for 3 h followed by cyclic oxidation at 700 and 800 °C for 500 h, respectively. X-ray diffraction analysis (XRD), Scanning Electron Microsc...
متن کاملAccurate In Situ Measurement of Peak Noise and Delay Change Induced by Interconnect Coupling
An accurate in situ noise and delay measurement technique that considers interconnect coupling effects is presented. This paper improves upon previous work by proposing 1) a novel accurate peak detector to measure on-chip crosstalk noise, and 2) in situ measurement structure to characterize the dynamic delay effect. A test chip was fabricated using 0.35m process and measured results demonstrate...
متن کاملAC coupled interconnect test using a peak detector
AC coupled interconnect test using a peak detector 3KLOLSV 5HVHDUFK)RUU$&&ERXQGDU\\VFDQQVWDQGDUGGDFWLYLW\
متن کاملHigh speed interconnect data dependent jitter analysis
This paper focuses on modeling and characterizing the data dependent jitter (DDJ) in high-speed interconnect. The analysis process is performed based on the Fourier series using the interconnect RLC model. By calculating the pattern dependent delay deviations, the DDJ is characterized. To validate the model accuracy, the analysis results have been compared against Cadence simulations. The inter...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. on CAD of Integrated Circuits and Systems
دوره 17 شماره
صفحات -
تاریخ انتشار 1998